# RX8 Multi-I/O Processor

Hardware Reference



© 2016-2024 Tucker-Davis Technologies, Inc. (TDT). All rights reserved.

Tucker-Davis Technologies 11930 Research Circle Alachua, FL 32615 USA Phone: +1.386.462.9622 Fax: +1.386.462.5365

#### Notices

The information contained in this document is provided "as is," and is subject to being changed, without notice. TDT shall not be liable for errors or damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

The latest versions of TDT documents are always online at https://www.tdt.com/docs/

# Table of Contents

#### RX8 Multi I/O Processor

RX8 Overview	4
Power and Communication	4
Software Control	5
RX Architecture	5
Distributing Data Across DSPs	6
RX8 Features	7
DSP Status Displays	7
Analog Input/Output	8
Organization of Analog I/O Blocks	9
Digital I/O	11
Realizable Sampling Rates for the RX8	13
RX8 Technical Specifications	15
DB25 Connector Pinouts	16

# RX8 Multi I/O Processor



# RX8 Overview

The RX8 is a high channel count, high sample rate analog I/O system which provides a maximum of 24 channels of analog I/O and generates a maximum sampling rate of 100 kHz per channel. Each bank of four or eight channels of I/O is user configurable with either PCM or sigma-delta converters. The 24-bit sigma-delta converters are ideal for audio applications. The 16-bit PCM analog converters have an excellent dynamic range and almost no group delay. These converters are excellent for acquiring signal information and controlling external devices, such as motors.

The RX8 is equipped with either two or five 100 MHz, 1600 MFLOPS Sharc DSPs and can control audio feedback systems or motor controls in real-time. Built in digital filters, waveform generators, and logic control components give end users the ability to design and control virtually any presentation system.

# Power and Communication

The RX8 mounts in a System 3 zBus Powered Device Chassis (ZB1PS) and communicates with the PC using the Optibit (PO5/FO5) PC interface. The ZB1PS is UL compliant, see the ZB1PS Operations Manual for power and safety information.

# Software Control

Software control is implemented with circuit files developed using TDT's RP Visual Design Studio (RPvdsEx). Circuits are loaded to the processor through TDT run-time applications or custom applications. This manual includes device specific information needed during circuit design. For circuit design techniques and a complete reference of the RPvdsEx circuit components, see the RPvdsEx Manual.

# **RX** Architecture

Each RX multiprocessor device is equipped with either two or five digital signal processors (DSPs). The multi-DSP architecture allows processing tasks to be distributed across multiple processors and enables data to be transferred to the PC quickly and efficiently. The DSPs include one master and one or four auxiliary DSP(s). 128 MB SDRAM of system memory is shared by all DSPs. When designing circuits the maximum number of components for each RX DSP is 256.

Each DSP communicates with an internal bus to send and receive information from the I/O controller and the shared memory. The master DSP supervises overall system boot up and operation. The master DSP also acts as the main data interface between the zBus (host PC) and the multi-DSP environment.

Because the zBus communicates only with the master processor, these devices operate most efficiently when the circuit related processing tasks assigned to the master DSP are minimized, allowing more processor power (cycles) for communication and overhead tasks.



The RX8 contains two DB25 connectors for interfacing with 24 bits of digital I/O and 24 channels of analog I/O.

# **Distributing Data Across DSPs**

In RPvdsEx data can be transferred between each of the auxiliary DSPs as well as the master DSP using zHop components.



Components such as MCzHopIn and MCzHopOut can be used for multi-channel signals while components such as zHopIn, zHopOut, and MCzHopPick are used with single- channel signals. Up to 126 pairs can be used in a single RPvdsEx circuit.

## **Bus Related Delays**

The zHop Bus introduces a single sample delay. However, this delay is taken care of for the user in OpenEx when Timing and Data Saving macros are used.

See "MultiProcessor Circuit Design" in the RPvdsEx Manual for these and other multiprocessor circuit design techniques.

# **RX8** Features

# **DSP Status Displays**

All high performance RX multiprocessors include status lights and a display screen to report the status of the individual processors.

## **Status Lights**

# STATUS 0 0 0 0 0 M 1 2 3 4

Up to five LEDs report the status of the multiprocessor's individual DSPs. When the device is turned on, they will glow steadily. If the demands on a DSP exceed 99% of its capacity on any given cycle, the corresponding LED will flash very rapidly (~3 times per second).

## **Front Panel Display Screen**



The front panel display screen reports detailed information about the status of the system. The display includes two lines. The top line reports the system mode, Run! or Idle, and displays

heading labels for the second line. The second line reports the user's choice of status indicators for each DSP followed by an aggregate value.

The user can cycle through the various status indicators using the Mode button to the left of the display. Push and release the button to change the display or push and hold the button for one second then release to automatically cycle through each of the display options. The display screen may also report system status such as booting status (Booting DSP) or alert the user when the device's microcode needs to be reprogrammed (Firmware Blank).

#### Status Indicators

Сус	cycle usage
Ovr	processor cycle overages
Bus%	percentage of internal device's bus capacity used
I/0%	percentage of data transfer capacity used

#### 5 Important

The status lights will flash (~3 times a second) to alert the user when a device goes over the cycle usage limit, even if only for a particular cycle. This helps to identify periodic overages caused by components in time slices.

#### **Bits Lights**

The RX8's eight Bits lights are user configurable. By default the Bits lights indicate the logic level (lit when high) for the eight bit-addressable digital I/O lines. The Bits lights can also act as logic level lights for any of the other bytes of digital I/O.

# Analog Input/Output

The RX8 can have a maximum of 24 channels of analog I/O accessed via the 25-pin connector on the front panel. Each bank of up to eight channels of I/O is user configurable with either PCM or sigma-delta converters.

Sigma-delta converters provide superior conversion quality and extended useful bandwidths, at the cost of an inherent fixed group delay. When equipped with sigma-delta, the RX8 DAC Delay is 23 samples and the RX8 ADC Delay is 47 samples.

This device can sample at rates up to ~100 kHz. For additional information on sampling rates for both PCM and sigma-delta converters, see Realizable Sampling Rates for the RX8.

#### of Important

Because of device timing constraints at higher sampling rates, only the first 23 channels of analog I/O are processed when operating the RX8 at  $\sim$ 100 kHz.

The analog I/O of each device is custom configured at the factory. Problems will arise if end users do not carefully note the configuration of their RX8 device. This topic provides information about configurations and channel numbering. The RX8's analog I/O channels are accessed via a 25-pin connector on the front panel. If you know what channel numbers your device uses, See RX8 Technical Specifications or the Analog I/O pinout diagram.

## Organization of Analog I/O Blocks

The RX8 has three blocks of I/O ports. Each block can house up to eight channels for a total of 24 channels of analog I/O. Blocks can only be filled by analog I/O modules of the same type.

For example:

A block can be configured with all D/A's or all A/D's, but not a mixture of D/A's and A/D's. In addition, the D/A's and A/D's must be of the same type (either PCM or sigma-delta).



#### Note

Block C can only be configured with D/A output channels

### **Channel Numbers**

Starting with block A and ending with block C, channels are numbered sequentially from 1 to 24. The channel numbering is independent of whether the analog I/O board is an input or output.

For example:

The analog I/O of an RX8 that has four A/D's in the first two slots of Block A and four D/A's in the first two slots of Bank C, would be accessed with the A/D's as channels 1-4 and the D/A's as channels 17-20.

The photo below shows one possible configuration of the RX8's I/O boards. This configuration uses channels 1-4, 9-12, and 17-20.



# Digital I/O

The RX8 processor includes 24 bits of programmable I/O in two eight bit word- addressable bytes and eight bits of bit-addressable I/O. Digital I/O lines are accessed via the 25-pin connector on the front panel and can be configured as inputs or outputs. See the "Digital I/O Circuit Design" section of the RPvdsEx Manual for more information on programming the digital I/O.

#### Caution

The first eight bits of bit-addressable digital I/O on RX devices are unbuffered. When used as inputs, overvoltages on these lines can cause severe damage to the system. Never send a signal with amplitude greater than five volts into any digital input.

### Configuring the Programmable I/O Lines

Each of the eight bit-addressable bits can be independently configured as inputs or outputs. The digital I/O lines can be configured as inputs or outputs in groups of eight bits - that is as byte A and byte B. Note, however, that the bytes must be addressed as if part of a word, not as individual bytes. See "Addressing Digital Bits In A Word" in the RPvdsEx Manual for more information.

By default, all bits are configured as inputs. This default setting is intended to prevent damage to equipment that might be connected to the digital I/O lines. The user can configure the bits in the RPvdsEx configuration register. The configuration register is also used to determine what the eight front panel Bits lights represent.

To access the bit configuration register:

- 1. Click the Device Setup command on the Implement menu.
- 2. In the Set Hardware Parameters dialog box, click the Device Type box and select RX8 Multi-Chan I/O from the list.

The dialog expands to display the Device Configuration Register.

jisters ——		
1/0	Value	Modify
4	Und	
		Clear
		I/O Value

3 Click Modify to display the Edit I/O Setup Control dialog box.

In this dialog box, a series of check boxes are used to create a bitmask that is used to program all bits.



- 4. To determine the desired value, select or clear the check boxes according to the table below. By default, all check boxes are cleared (value = 0). Selecting a check box sets the corresponding bit in the bitmask to one.
- 5. When the configuration is complete, click OK to return to the Set Hardware Parameters dialog box.

Bit #	Description
0-7	Each of these bits controls the configuration of one of the eight addressable bits as inputs or outputs. Setting the bit to one will configure that bit as an output
8-9	Each of these bits controls the configuration of one of the two addressable bytes as inputs or outputs. Setting the bit to one will configure that byte as an output. Bit 8 controls byte A, and Bit 9 controls byte B
10-11	Not used
12-14	Create a bit code that determines how the front panel Bits lights are used, see table below.
15	Not used

## Bit Codes for Controlling the Bit Lights (Boxes 12-14)

By default, check boxes 12 -14 in the Edit I/O Setup Control dialog box (previous diagram) are cleared to create the bit code 000. This configures the eight front panel Bits lights to act as activity lights (glow when high) for the eight bit addressable digital I/O lines. The Bits lights can also be configured to provide information about amplifier status or act as activity lights for any of the other four bytes of digital I/O.

Bit Flags	Bits set to 1	Bit Lights Used For
000 I I II	None	Logical level lights for bit-addressable I/O lines
14 13 12	14	Logical level lights for byte A
<b>₽ □ ₽</b> 14 13 12	12, 14	Logical level lights for byte B

### XLink

The XLink is not supported at this time.

# Realizable Sampling Rates for the RX8

PCM converters support a broad range of sampling rates up to the maximum of ~100 kHz. Realizable sampling rates can easily be determined in the device set-up dialog in RPvdsEx.

Sigma-Delta converters support a more limited set of sampling rates as shown in the table below. When using Sigma-Delta converters, the user must ensure a valid sampling rate is set for the device.

#### Note

The Check Realizable button in the device set-up dialog in RPvdsEx is used to calculate the true sampling rate of the system when an arbitrary sampling rate is used. This rate is based on the PCM converters. If your RX8 contains any sigma-delta converters you must use the following values for arbitrary sampling rates.

#### Supported Arbitrary Sample Rates for Sigma-Delta Converters

Standard Rate	Actual/Arbitrary Rate (Hz)	Standard Rate	Actual/Arbitrary Rate (Hz)
6 kHz	6103.515625	25 kHz	24414.0625
	6975.45		27901.79
	8138.025		32552.08
	9765.63		39062.50
12 kHz	12207.03125	50 kHz	48828.125
	13950.89		55803.57
	16276.04		65104.17
	19531.25		78125.00
		100 kHz	97656.25

# **RX8** Technical Specifications

DSP	Two or Five 100 MHz Sharc ADSP 21161, 600 MFLOPS Peak
Memory	128 MB SDRAM shared
Digital I/O	8 programmable bits: 3.3 V (5.0 V max input), 25 mA max load 2 programmable bytes (16 bits): 5.0 V (6.0 V max input), 35 mA max load
D/A	Up to 24 channels, 16-bit PCM or 24-bit sigma-delta
Sample Rate	Up to 97.65625 kHz*
Frequency Response	DC - 0.44 * Fs (Fs = sample rate)
Voltage Out	±10.0 V, 175 mA max load
S/N (typical)	Sigma-delta: 97 dB (20 Hz - 20 kHz at 9.9 V) PCM: 80 dB (20 Hz - 20 kHz at 9.9 V)
THD (typical)	Sigma-delta: -84 dB (1 kHz output at 5 Vrms) PCM: -70 dB (1 kHz output at 5 Vrms)
Sample Delay	Sigma-delta: 23 samples PCM: 4 samples
Output Impedance	10 Ohms
Output Impedance A/D	10 Ohms Up to 16 channels, 16-bit PCM or 24-bit sigma-delta
A/D	Up to 16 channels, 16-bit PCM or 24-bit sigma-delta
A/D Sample Rate	Up to 16 channels, 16-bit PCM or 24-bit sigma-delta Up to 97.65625 kHz* Sigma-delta: DC - 0.44 * Fs (Fs = sample rate)
A/D Sample Rate Frequency Response	Up to 16 channels, 16-bit PCM or 24-bit sigma-delta Up to 97.65625 kHz* Sigma-delta: DC - 0.44 * Fs (Fs = sample rate) PCM: DC - 7.5 kHz (3 dB corner, 2 <sup>nd</sup> order, 12 dB per octave)
A/D Sample Rate Frequency Response Voltage In	Up to 16 channels, 16-bit PCM or 24-bit sigma-delta Up to 97.65625 kHz* Sigma-delta: DC - $0.44 * Fs$ (Fs = sample rate) PCM: DC - $7.5$ kHz (3 dB corner, 2 <sup>nd</sup> order, 12 dB per octave) $\pm 10.0$ V Sigma-delta: 97 dB (20 Hz - 20 kHz at 10 V)
A/D Sample Rate Frequency Response Voltage In S/N (typical)	Up to 16 channels, 16-bit PCM or 24-bit sigma-delta Up to 97.65625 kHz* Sigma-delta: DC - $0.44 * Fs$ (Fs = sample rate) PCM: DC - $7.5 kHz$ (3 dB corner, $2^{nd}$ order, 12 dB per octave) $\pm 10.0 V$ Sigma-delta: 97 dB (20 Hz - 20 kHz at 10 V) PCM: 80 dB (20 Hz - 20 kHz at 10 V) Sigma-delta: -84 dB (1 kHz output at 5 Vrms)
A/D Sample Rate Frequency Response Voltage In S/N (typical) THD (typical)	Up to 16 channels, 16-bit PCM or 24-bit sigma-delta Up to 97.65625 kHz* Sigma-delta: DC - 0.44 * Fs (Fs = sample rate) PCM: DC - 7.5 kHz (3 dB corner, 2 <sup>nd</sup> order, 12 dB per octave) ±10.0 V Sigma-delta: 97 dB (20 Hz - 20 kHz at 10 V) PCM: 80 dB (20 Hz - 20 kHz at 10 V) Sigma-delta: -84 dB (1 kHz output at 5 Vrms) PCM: -65 dB (1 kHz output at 5 Vrms) Sigma-delta: 47 samples

\* Because of device timing constraints at higher sampling rates, only the first 23 channels of analog I/O are processed when operating the RX8 at 100 kHz. See Realizable Sampling Rates for the RX8 for a list of supported sampling rates.

# **DB25** Connector Pinouts

TDT Recommends accessing the RX8 I/O via a PP24 patch panel.

## Analog I/O



Pin	Name	Description	Pin	Name	Description
1	A1	Analog A bank	14	A2	Analog A bank
2	A3		15	A4	
3	A5		16	A6	
4	A7		17	A8	
5	AGND	Analog Ground	18	A9	Analog B bank
6	A10	Analog B bank	19	A11	
7	A12		20	A13	
8	A14		21	A15	
9	A16		22	A17	Analog C bank
10	A18	Analog C bank	23	A19	
11	A20		24	A21	
12	A22		25	A23	
13	A24				

# Digital I/O



Pin	Name	Description	Pin	Name	Description
1	C0	Port C Bit Addressable	14	C1	Port C Bit Addressable
2	C2		15	C3	
3	C4		16	C5	
4	C6		17	C7	
5	GND	Digital I/O Ground	18	A0	Port A Word Addressable
6	A1	Port A Word Addressable	19	A2	
7	A3		20	A4	
8	A5		21	A6	
9	A7		22	B0	Port B Word Addressable
10	B1	Port B Word Addressable	23	B2	
11	B3		24	B4	
12	B5		25	B6	
13	B7				