

I/O Delays

Sample Delays for TDT System 3 Hardware I/O



Updated 2026-10-01

© 2016-2026 Tucker-Davis Technologies, Inc. (TDT). All rights reserved.

Tucker-Davis Technologies

11930 Research Circle

Alachua, FL 32615 USA

Phone: +1.386.462.9622

Fax: +1.386.462.5365

Notices

The information contained in this document is provided "as is," and is subject to being changed, without notice. TDT shall not be liable for errors or damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

The latest versions of TDT documents are always online at <https://www.tdt.com/docs/>

Table of contents

I/O Delays	4
Where the Delays Come From	4
Synchronizing Processing	4
Quick Reference	4
I/O Delays in Synapse	5
Gizmo Delays	5
Hardware Delays	5
Amplifier Delays	8
I/O Delays in RpvdsEx and OpenEx	10
I/O Component Delays	10
Device Delays	12
DAC and ADC Processor Delays	12
Amplifier Delays	12
RZ Processor Digital I/O	14
Byte Addressable Digital I/O	14
Bit Addressable Digital I/O	15

I/O Delays

Every signal path through a TDT system carries a small, fixed delay. Part of that delay comes from the software processing chain and part of it comes from the analog and digital I/O of the hardware itself. Most experiments never need to account for these delays, but they matter for processing paths that include many gizmos or components, for custom user gizmos, and anywhere timing is critical.

Where the Delays Come From

	Delay Source	Where to Look
Software	The processing chain you build	Synapse for gizmo delays, or RPvdsEx and OpenEx for component delays
Hardware	The I/O of the device itself	Device Delays for ADC, DAC, and amplifier delays

Hardware delays are a property of the device, so the [Device Delays](#) tables apply no matter which software you use to build your processing chain.

Synchronizing Processing

When synchronized processing is required, outputs or inputs can be synchronized using delay components provided in RPvdsEx. See [Delay Functions](#) in the Component Reference section of the RPvdsEx Manual for more information.

Synapse users can also synchronize outputs or inputs with User Gizmos. See [Creating User Gizmos](#) in the Synapse Manual.

Quick Reference

I/O	Delay
Digital Input	2 samples
Digital Output	3 samples
Gizmo Connections (Synapse)	2 samples
RZ2 Data Pipe	2 samples
Inter-DSP zHop Pairs	2 samples
Analog Input (ADC)	Device specific
Analog Output (DAC)	Device specific
Amplifier	Device specific

I/O Delays in Synapse


There are two types of delays Synapse users should be aware of: gizmo delays and fixed sample delays associated with the I/O of their hardware devices. When synchronized processing is required, Synapse users can synchronize outputs or inputs using User Gizmos and delay components provided in RPDsEx. See [Creating User Gizmos](#) in the Synapse Manual and [Delay Functions](#) in the Component Reference section of the RPDsEx Manual for more information.

Delay Source	Delay
Gizmo Connections	2 samples
Digital Input	2 samples
Digital Output	3 samples
ADC Delays	Device specific*
DAC Delays	Device specific*

* See [Device Delays](#) for hardware specific delays.

Gizmo Delays


Each branch in the Synapse Processing Tree represents a signal flow or processing path. Each link in a branch adds exactly **two samples** of delay to that path. The path pictured below, from the PZ5 to the Binner, will have a four sample delay. You'll need to be aware of these small delays for experiments with complex processing paths that include many gizmos, custom user gizmos, or where timing is critical.



$2 + 2 = 4$ sample gizmo delays

Hardware Delays

In Synapse, I/O for your processor is configured in the hardware HAL. These settings are displayed and arranged on Tabs in the Options area when the device is selected in the Processing Tree.



Digital I/O

Digital I/O for the processor is configured on the **Digital I/O** tab. Digital inputs add **2 samples** of delay and digital outputs add **3 samples**.

Options

RZ2(1)

Main Digital I/O ADC DAC

☐ Pair A/B to single port

	Enable	Output	Invert	AutoID	ID
Port-A	☐	☐	☐	☒	PortA
Port-B	☐	☐	☐	☒	PortB
Port-C.0	☐	☐	☐	☒	PortC0
Port-C.1	☐	☐	☐	☒	PortC1
Port-C.2	☐	☐	☐	☒	PortC2
Port-C.3	☐	☐	☐	☒	PortC3
Port-C.4	☐	☐	☐	☒	PortC4
Port-C.5	☐	☐	☐	☒	PortC5
Port-C.6	☐	☐	☐	☒	PortC6
Port-C.7	☐	☐	☐	☒	PortC7

ADC and DAC

ADC and DAC delays are specific to the type of analog-to-digital and digital-to-analog converters used in the device. See [Device Delays](#) for hardware specific delays.

Options


RZ2(1)


Main Digital I/O **ADC** DAC

	Enable to...		Scaler	AutoID	ID
Adc.1	Off	▼	1	☒	Adc1
Adc.2	Off	▼	1	☒	Adc2
Adc.3	Off	▼	1	☒	Adc3
Adc.4	Off	▼	1	☒	Adc4
Adc.5	Off	▼	1	☒	Adc5
Adc.6	Off	▼	1	☒	Adc6
Adc.7	Off	▼	1	☒	Adc7
Adc.8	Off	▼	1	☒	Adc8

ADC Montage-A
ID: ☒ Auto ID

ADC Montage-B
ID: ☒ Auto ID

Options

 **RZ2(1)** 

Main Digital I/O ADC **DAC**

	Enable to...		Scaler	ID
Dac.9	Off	▼	1	(select) ▼
Dac.10	Off	▼	1	(select) ▼
Dac.11	Off	▼	1	(select) ▼
Dac.12	Off	▼	1	(select) ▼
Dac.13	Off	▼	1	(select) ▼
Dac.14	Off	▼	1	(select) ▼
Dac.15	Off	▼	1	(select) ▼
Dac.16	Off	▼	1	(select) ▼

DAC Montage-A


Source: (select) ▼ First Chan: 1 ▼

DAC Montage-B

Source: (select) ▼ First Chan: 1 ▼

Amplifier Delays

Amplifier delays depend on a variety of factors including: the type of ADC converters, sampling rate, and system architecture. The amplifier's configuration options are displayed when the device is selected in the Processing Tree. The PZ5 HAL (pictured below) can be used to set an amplifier sampling rate or to follow the sampling rate of the RZ processor it is connected to (by selecting **System Rate**).



Amplifier delay varies

Options

PZ5(1)

☐ Use Sub Amps

☒ Sub1 ☐ Sub2 ☐ Sub3 ☐ Sub4

☒ Enable

Type: **Analog**

Channels: **16** Banks: A

Name ID: ☒ Auto **Amp1**

☐ PZ5M Secondary Port (Don't Configure Amp)

PZ5 Options

Sampling Rate: **System Rate**

DC Coupled: ☐

Reference Mode: **Local**

Filtering: **45% FS**

External Ground: ☒

Impedance Target: **1K**

Set to base type: **Single Unit** * will overwrite all settings

See [Amplifier Delays](#) for the delays associated with each amplifier.






I/O Delays in RpvdsEx and OpenEx

When synchronizing processing circuits users should be aware of delays associated with the I/O of their hardware devices.

Users can synchronize outputs using delay components provided in RpvdsEx. See [Delay Functions](#) in the Component Reference section of the RpvdsEx Manual for more information.

I/O Component Delays

The table below provides a comparison of the delays associated with types of I/O and components.

I/O Type	Component	Delay	Component Icons
Digital Input	BitIn WordIn	2 samples	
Digital Output	BitOut WordOut	3 samples	
Analog Input	AdcIn MCAdcIn	device specific*	
Analog Output	DacOut	device specific*	
RZ2 Data Pipe	MCPipeOut/In	2 samples	
<i>Requires PipeSource Component</i>			
Inter-DSP zHop Pairs	zHopOut/In MCzHopOut/In MCzHopPick	2 samples	

* See [Device Delays](#) for hardware specific delays.

For the bitmasks used to address byte and bit addressable digital I/O with the WordIn, WordOut, BitIn and BitOut components, see [RZ Processor Digital I/O](#).

Device Delays

ADC and DAC delays are specific to the type of analog-to-digital and digital-to-analog converters used in the device. These delays are a property of the hardware, so they apply whether the processing chain is built in [Synapse](#) or in [RPvdsEx](#) and [OpenEx](#).

DAC and ADC Processor Delays

The table below lists devices along with their associated DAC and ADC delays.

Device	SD DAC	SD ADC	PCM DAC	PCM ADC
RZ2, RZ5, RZ5D, RZ5P, IZ2	NA	NA	4 samples	3 samples
RZ6	31 samples	66 samples	NA	NA
RX5, RX7, MS16	NA	NA	4 samples	NA
RX6	43 samples	70 samples	NA	NA
RX8	23 samples	47 samples	4 samples	3 samples
RP2.1	65 samples	30 samples	NA	NA
RA16BA	21 samples	NA	NA	NA

Amplifier Delays

The tables below list amplifiers along with their associated ADC delays.

Amplifier delays depend on a variety of factors including: the type of ADC converters, sampling rate, and system architecture.

PZ5 Hybrid ADC Delays

Dependent on PZ5 and RZ processor sample rates.

PZ5 Rate	RZ at 25 kHz	RZ at 12 kHz
25 kHz	22 samples	x
12 kHz	40 samples	23 samples
6 kHz	76 samples	42 samples
3 kHz	141 samples	79 samples
1.5 kHz	270 samples	152 samples
750 Hz	543 samples	295 samples

Medusa ADC Delays

Device	SD ADC	PCM ADC
RA4PA and RA16PA	NA	3 samples
RA16SD	20 samples	NA


PZ2 and PZ3 Delays

Dependent on RZ processor sample rate.

Rate	Delay
6 kHz	16 samples
12 kHz	17 samples
25 kHz	20 samples
50 kHz	26 samples

RZ Processor Digital I/O

The RZ Processors include 24 bits of programmable digital I/O, two word addressable bytes and eight bit addressable bits. Direction of bytes and bits (in/out) can be set in the corresponding device specific control macro for the device, RZ2_Control, RZ5_Control, RZ5D_Control, RZ6_Control. See below for components/bitmasks to address bytes/bits.




Byte Addressable Digital I/O


Bitmasks to use for accessing byte addressable digital I/O with the WordIn, WordOut components.

Port	Byte/Bits	Bitmask (Integer)
Port A	Byte A (bits 0 - 7)	M = 255
Port B	Byte B (bits 0 - 7)	M = 65280


Reading Bytes A and B



Writing to Bytes A and B



Reading Bits from a Byte




Bit Addressable Digital I/O

Bitmasks to use for accessing bit addressable digital I/O with the BitIn, BitOut components.

Bit	Bitmask (Integer)
0	$M = 1$
1	$M = 2$
2	$M = 4$
3	$M = 8$
4	$M = 16$
5	$M = 32$
6	$M = 64$
7	$M = 128$

Port C As Inputs



Port C As Outputs

