# Fast Facts Input/Output Delays

There are two types of delays Synapse users should be aware of: gizmo delays and fixed sample delays associated with the I/O of their hardware devices. When synchronized processing is required, Synapse users can synchronize outputs or inputs using User Gizmos and delay components provided in RPvdsEx. See User Gizmos in the Synapse Manual and Delay Functions in the Component Reference section of the RPvdsEx Manual for more information.

# Gizmo Delays

Each branch in the Synapse Processing Tree represents a signal flow or processing path. Each link in a branch adds exactly two samples of delay to that path. The path pictured to the right, from the PZ5 to the Binner, will have a four sample delay. You'll need to be aware of these small delays for experiments with complex processing paths that include many gizmos, custom user gizmos, or where timing is critical.

Gizmo Connections 2 samples

# Processing Tree ... RZ2(1) PZ5(1) PZ5(1) PZ5(1) Binner1 = 4 sample gizmo delays

# Hardware Delays



In Synapse, I/O for your processor is configured in the hardware HAL. These settings are displayed and arranged on Tabs in the Options area when the device is selected in the Processing Tree.

# Digital Input 2 samples Digital Output 3 samples

				/	
Main Dig	ital I/O	ADC DAG			
📃 Pair	A/B to sir	nde port			
	Enable	Output	Invert	AutoID	IC
Port-A				$\checkmark$	PortA
Port-B				$\checkmark$	PortB
Port-C.0				1	PortC0
Port-C.1				1	PortC1
Port-C.2				$\checkmark$	PortC2
Port-C.3				$\checkmark$	PortC3
Port-C.4				7	PortC4
Port-C.5				7	PortC5
Port-C.6				1	PortC6
Port-C.7				$\checkmark$	PortC7

ADC and DAC delays are specific to the type of analog-to-digital and digital-to-analog converters used in the device. \*See the table on page two for hardware specific delays.

Main	igital I/O ADC DA	c		
	Enable to	Scaler	AutoID	ID
Adc.1	off 🔹	1	$\checkmark$	Adc1
Adc.2	off 🔹	1	$\checkmark$	Adc2
Adc.3	off 🔹	1	1	Adc3
Adc.4	off 🔹	1	$\checkmark$	Adc4
Adc.5	off 🔻	1	1	Adc5

# ADC Delays Device Specific\*

Main Dig	gital I/O ADC DAC		
	Enable to	Scaler	ID
Dac.9	Off 🝷	1	(select)
Dac.10	Off 🔹	1	(select)
Dac.11	Off 🔹	1	(select)
Dac.12	off 🔹	1	(select)
0	~" -		(relact)

DAC Delays Device Specific\*



#### **DAC and ADC Processor Delays**

Device	SD DAC	SD ADC	PCM DAC	PCM ADC
RZ2, RZ5, RZ5D, RZ5P, IZ2	NA	NA	4 samples	3 samples
RZ6	31 samples	66 samples	NA	NA
RX5, RX7, MS16	NA	NA	4 samples	NA
RX6	43 samples	70 samples	NA	NA
RX8	23 samples	47 samples	4 samples	3 samples
RP2.1	65 samples	30 samples	NA	NA
RA16BA	21 samples	NA	NA	NA

The table below lists devices along with their associated DAC and ADC delays.

# ADC Amplifier Delays



Amplifier delays depend on a variety of factors including: the type on ADC converters, sam-

**Amplifier Delay Varies** 

pling rate, and system architecture. The amplifier's configuration options are displayed when the device is selected in the Processing Tree. The PZ5 HAL (pictured below) can be used to set an amplifier sampling rate or to follow the sampling rate of the RZ processor it is connected to (by selecting System Rate).

Options	
昌 PZ5(1)	
Use Sub Amps	
Sub1    Sub2    Sub3 Sub3	Sub4
📝 Enable	
Type: Analog	
Channels: 16	Banks: A
Name ID: 🖉 Auto Amp 1	
PZ5M Secondary Port (Don't Configure Amp)	
PZ5 Options	
Sampling Rate: System Rate	•
DC Coupled:	_
Reference Mode: Local	•
Filtering: 45% FS	•
External Ground:	
Impedance Target: 1K	•
Set to base type: Single Unit	* will overwrite all settings

The tables below lists amplifiers along with their associated ADC delays.

#### **PZ5 Hybrid ADC Delays**

Dependent on PZ5 and RZ processor sample rates.

	(RZ at 25 kHz)	(RZ at 12 kHz)
PZ5 rate	samples	samples
25 kHz	22	Х
12 kHz	40	23
6 kHz	76	42
3 kHz	141	79
1.5 kHz	270	152
750 Hz	543	295

# Medusa ADC Delays

RA4PA and RA16PA: RA16SD: NA 20 Samples

# PZ2 and PZ3 Delays

Dependent on RZ processor sample rate.

Rate	Samples	
6 kHz	16	
12 kHz	17	
25 kHz	20	
50 kHz	26	

