


There are two types of delays Synapse users should be aware of: gizmo delays and fixed sample delays associated with the I/O of their hardware devices. When synchronized processing is required, Synapse users can synchronize outputs or inputs using User Gizmos and delay components provided in RPsVsEx. See *User Gizmos in the Synapse Manual and Delay Functions in the Component Reference section of the RPsVsEx Manual for more information.*

### Gizmo Delays


Each branch in the Synapse Processing Tree represents a signal flow or processing path. Each link in a branch adds exactly two samples of delay to that path. The path pictured to the right, from the PZ5 to the Binner, will have a four sample delay. You'll need to be aware of these small delays for experiments with complex processing paths that include many gizmos, custom user gizmos, or where timing is critical.



Gizmo Connections 2 samples

4 sample gizmo delays

### Hardware Delays



In Synapse, I/O for your processor is configured in the hardware HAL. These settings are displayed and arranged on Tabs in the Options area when the device is selected in the Processing Tree.

Digital Input 2 samples

Digital Output 3 samples

Options					
RZ2(1)					
Main Digital I/O ADC DAC					
<input type="checkbox"/> Pair A/B to single port					
	Enable	Output	Invert	AutoID	ID
Port-A	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortA
Port-B	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortB
Port-C.0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC0
Port-C.1	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC1
Port-C.2	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC2
Port-C.3	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC3
Port-C.4	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC4
Port-C.5	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC5
Port-C.6	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC6
Port-C.7	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	PortC7

ADC and DAC delays are specific to the type of analog-to-digital and digital-to-analog converters used in the device. \*See the table on page two for hardware specific delays.

Main Digital I/O ADC DAC				
	Enable to...	Scaler	AutoID	ID
Adc.1	Off	1	<input checked="" type="checkbox"/>	Adc1
Adc.2	Off	1	<input checked="" type="checkbox"/>	Adc2
Adc.3	Off	1	<input checked="" type="checkbox"/>	Adc3
Adc.4	Off	1	<input checked="" type="checkbox"/>	Adc4
Adc.5	Off	1	<input checked="" type="checkbox"/>	Adc5

ADC Delays Device Specific\*

Main Digital I/O ADC DAC				
	Enable to...	Scaler	ID	
Dac.9	Off	1	(select)	
Dac.10	Off	1	(select)	
Dac.11	Off	1	(select)	
Dac.12	Off	1	(select)	

DAC Delays Device Specific\*

## DAC and ADC Processor Delays

The table below lists devices along with their associated DAC and ADC delays.

Device	SD DAC	SD ADC	PCM DAC	PCM ADC
RZ2, RZ5, RZ5D, RZ5P, IZ2	NA	NA	<b>4 samples</b>	<b>3 samples</b>
RZ6	31 samples	66 samples	NA	NA
RX5, RX7, MS16	NA	NA	<b>4 samples</b>	NA
RX6	<b>43 samples</b>	<b>70 samples</b>	NA	NA
RX8	<b>23 samples</b>	<b>47 samples</b>	<b>4 samples</b>	<b>3 samples</b>
RP2.1	<b>65 samples</b>	<b>30 samples</b>	NA	NA
RA16BA	<b>21 samples</b>	NA	NA	NA

## ADC Amplifier Delays



### Amplifier Delay Varies

Amplifier delays depend on a variety of factors including: the type on ADC converters, sampling rate, and system architecture. The amplifier's configuration options are displayed when the device is selected in the Processing Tree. The PZ5 HAL (pictured below) can be used to set an amplifier sampling rate or to follow the sampling rate of the RZ processor it is connected to (by selecting System Rate).

Amplifier delays depend on a variety of factors including: the type on

ADC converters, sampling rate, and system architecture. The amplifier's configuration options are displayed when the device is selected in the Processing Tree. The PZ5 HAL (pictured below) can be used to set an amplifier sampling rate or to follow the sampling rate of the RZ processor it is connected to (by selecting System Rate).

The tables below lists amplifiers along with their associated ADC delays.

### PZ5 Hybrid ADC Delays

Dependent on PZ5 and RZ processor sample rates.

PZ5 rate	[RZ at 25 kHz] samples	[RZ at 12 kHz] samples
25 kHz	<b>22</b>	x
12 kHz	<b>40</b>	<b>23</b>
6 kHz	<b>76</b>	<b>42</b>
3 kHz	<b>141</b>	<b>79</b>
1.5 kHz	<b>270</b>	<b>152</b>
750 Hz	<b>543</b>	<b>295</b>


### Medusa ADC Delays

RA4PA and RA16PA: NA  
RA16SD: **20 Samples**

### PZ2 and PZ3 Delays

Dependent on RZ processor sample rate.

Rate	Samples
6 kHz	<b>16</b>
12 kHz	<b>17</b>
25 kHz	<b>20</b>
50 kHz	<b>26</b>



support@tdt.com  
www.tdt.com